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This research examines the stability of CdTe cells prepared with rapid-thermal processed
ZnTe:Cu back contacts. Two degradation sets were performed in this work. In the first
set, CdTe cells with different window layers; CdS (standard device) and alloy CdS1≠yTey
(alloy device) were dark stressed at 85 ¶C. The alloy devices has an additional high resistive
transparent (HRT) layer between the transparent conducting oxide (TCO) and the alloy.
The second set studies the degradation of standard CdTe devices with different back con-
tact metallization (Au and Ti) under thermal stressing at 75 and 85 ¶C with and without
illumination. Dark and light current-voltage (JV), dark capacitance-voltage (CV), temper-
ature dependent current-voltage (JVT), and biased admittance spectroscopy (AS) are used
to study the degradation in CdTe cells.
In the first set, a significant crossover between dark and light JV for standard and alloy
devices is observed and this suggests a photoconductivity in the front layer. The crossover is
less pronounced in the alloy device and can be attributed to its different front layer structure.
The barrier heights, measured by temperature current voltage (JVT), are 0.44 eV and 0.37
eV for standard and alloy devices respectively.The net acceptor density deduced from CV
is high for alloy device (6 × 1014 cm≠3) compared to the standard device (7 × 1013 cm≠3).
Also, the standard device shows almost fully depleted device at zero bias, and thus no defect
signature is seen in AS. However, performing AS at forward bias yields defect signature at
0.32 eV. Alloy device is not fully depleted at zero bias and AS reveals two defect signatures
with activation energies 0.12 eV and 0.42 eV. The degradation of standard device under
thermal stress at 85 ¶C is attributed to the decrease in fill factor (FF), while both FF and
VOC degrade in the alloy device.
In the second degradation set, the change in performance parameters were quantified for
165 hours of stressing. Under our test conditions the devices show moderate degradation that
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is different for light and dark stress. Efficiency degradation of dark stressed devices is mainly
attributed to the decrease in FF. Ti contacts show more degradation than Au under similar
conditions, but this is attributed to an increase in series resistance due to contact oxidation.
JV curves for dark stressed devices show a partial roll-over at a forward bias slightly higher
than VOC . The JV curve starts to bend after VOC similar to the roll-over behavior and
then bows toward higher current. This is seen also for the standard device in the first set.
After light stressing, JV curves show high forward current. The devices exhibited significant
degradation at 85 ¶C. The decrease in efficiency is attributed to both FF and VOC , but the
later degraded slight more. CV results show a higher drop in net apparent acceptor density
(NA) in the case of high temperature ALT and this can be correlated to the decrease in VOC .
JVT results yields a barrier height of 0.37 eV for gold and Ti contact. A defect signature at
0.37 eV is seen for Ti device using forward bias AS and it is expected to be the back barrier
since it agrees with JVT results. Devices with gold back contact is thinner than Ti and fully
depleted and no defect is observed using forward bias AS.
Using the JV and CV results we suggest a model to explain the degradation mechanisms
of devices under different stressing conditions based on a reduction in hole density in the
absorber. The proposed model is consistent with the electromigration of Cu from the back
contact, with no significant changes at the contact itself. SCAPS-1D simulation is used to
test this model and reproduce and explain most of the important results. For instance, the
partial roll-over seen for dark stressed devices is attributed to an increase in back contact
electron recombination at a bias greater than VOC .
iv
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Polycrystalline CdS/CdTe devices are currently the leading thin-film solar cells with the
highest laboratory and module efficiencies of 22.1% and 18.6%, respectively, recorded by
First Solar [1][2]. CdTe has a direct band gap of (∼ 1.45 eV ) which ideally matches the
peak of the solar spectrum for photovoltaic energy conversion as shown in Figure 1.1, and it
has a high optical absorption coefficient (104 cm≠1), good electronic properties and low cost
fabrication processes. All these properties make CdTe an excellent absorber-layer material
for thin-film solar cells.
Figure 1.1: Maximum theoretical efficiency (Shockley Queisser limit) for solar cells under
AM1.5 illumination without concentration.
1.1 Structure of CdTe Solar Cells
The CdTe superstrate device structure consists of a front contact layer, n-type CdS layer,
p-type CdTe layer, and a back contact layer on glass substrate as shown in Figure 1.2. In
this configuration, the light enters the cell through the glass sheet.
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The front contact layer should have high transmission to transmit a high fraction of light
to the absorber layer (CdTe), and high conductivity to transport the carriers efficiently. The
material used for that is called transparent conductive oxide (TCO). Also, this layer has
to be thermally stable to sustain high temperature cell fabrication. The most widely used
TCO is fluorine doped Tin Oxide (SnO2:F) because of its low cost and its superiority in the
abovementioned properties.
The n-type (∼ 1017cm≠3) CdS works as a window layer and forms a good heterojunction
partner to the p-type CdTe absorber layer. It absorbs the blue light since it has a band
gap of 2.4 eV. The CdS layer needs to be as thin as possible to let most of the light pass
through it and to reduce the photocurrent losses due to absorption in CdS. Normally, the
CdS thickness is in the range of 50-150 nm. A high resistivity transparent (HRT) layer like
SnO2 is typically added as a buffer layer between TCO and CdS window layers in order to
maintain a good junction over the entire area which helps prevent lateral current shunting.
Figure 1.2: Superstrate configuration of CdTe solar cells.
The p-type (∼ 1014cm≠3) CdTe layer is the absorber layer, and it is the thickest layer
in the cell. Its main purpose is to efficiently absorb incident light and produce high pho-
tocurrent. 2 µm of CdTe is thick enough to absorb more than 99% of photons because of
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its high absorption coefficient [3]. However, thinning down the CdTe layer to less than 1 µm
decreases photon absorption and causes the CdTe layer to be fully depleted. A CdCl2 treat-
ment is usually applied to the CdTe layer where the samples are exposed to CdCl2 in a tube
furnace at 400 ℃ in O2/N2 ambient. This treatment causes recrystallization and enhances
the electrical properties of the CdTe layer which leads to a higher conversion efficiency [4].
The last step in device formation is fabrication of the back contact. One of the major
challenges is making a stable, good ohmic contact to the p-type CdTe due to its high work
function [5]. This requires a metal with a work function greater than 5.7 eV. Most available
metals have lower work function and form a Schottky barrier at the back contact [5]. Au
is commonly used in research labs because of its high work function (5.2 eV), stability in
air and and ease of deposition. However, its high price makes it unsuitable for industrial
manufacturing. Other alternatives such as Ti [6], Ag [7], Ni [8], and Mo [9] are also used as
a back contact for CdTe cells. This problem can be reduced by applying chemical etching to
the CdTe layer in order to remove residual impurities from the CdCl2 process and make the
surface Te-rich. Then, a buffer layer of high carrier concentration is deposited. This lowers
the barrier contact and produces a quasi-ohmic contact [5]. One of the most commonly used
buffer layers is copper-doped zinc telluride (ZnTe:Cu) [10].
1.2 Accelerated life testing (ALT) of solar cells
In the field, solar cell modules are subjected to combinations of illumination, elevated
temperature and voltage bias. These stress conditions-–or some of them–cause degradation
of the solar cells over time. PV manufacturers usually give a 20 – 25 year warranty for
their modules that guarantee the stability within a certain range during this period [11].
Exposing modules in the field for 25 years is not a practical way to validate long-term
performance. Therefore, accelerated life testing (ALT) is the solution to study the stability
of solar cells and predict their eventual performance. In ALT, solar cells are placed under
stress conditions similar to what they see outdoors. To accelerate the results, the stressing
conditions need to be higher than the normal conditions in the field (i.e. higher temperature
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and continuous illumination). It is very important not to stress solar cells at very high
temperatures, because this may activate a degradation mechanism different than the normal
operational degradation mechanisms [12]. To date, the temperature used to study CdTe
stability ranges from 65 to 200°C. There are a number of stressing protocols that can be
used in stability studies, for instance, stressing solar cells under illumination (light soaking)
at open circuit (OC), short circuit (SC), or maximum power (MP) bias. Another protocol
is stressing the cells in the dark with forward, reverse or zero bias. Both light and dark
stressing involve elevated temperatures. The principle difference between OC light and dark
stressing is that the light in the former creates charges in the device and thus it is biased at
Voc. Therefore, the electric field at the junction is reduced which make it easier for positive
ions (i.e. Cu+) to migrate toward the junction. On the other hand, the dark stressed device
remains at zero bias and has a higher electric field at the junction. Hence, more degradation
is expected during light stressing because of Cu diffusion to the main junction [13].Hiltner
and Sites [14] has confirm this experimentally in Figure 1.3 which is efficiency changes for
CdTe cell held at 100 ¶C for 20 days. The devices were in dark and illumination under
different biasing condition. It is clear from Figure 1.3 that light devices at open-circuit
voltage degraded more compared to the case of dark stressing.
1.3 Signs of degradation
Degradation of a solar cell is simply a drop of its efficiency (÷) over time. Since the
efficiency is a function of fill factor (FF ), short circuit current (Jsc ) and open circuit voltage
(VOC) as shown in equation 1.1, a decrease in one or more of these factors causes degradation





Pin here is the input power coming from the sun (1 kW/m
2). The decrease in FF is associated
with either an increase in series resistance (Rs) or a decrease in shunt resistance (Rsh).
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Figure 1.3: Efficiency changes at different biasing conditions for CdTe cells during light and
dark stressing.
Figure 1.4: Roll-over behavior in light JV.
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In general, diffusion of dopants and impurities into the main junction increases junction
recombination. This is translated into a loss in FF , Jsc and Voc. In CdTe solar cells, diffusion
of dopants, namely Cu, can also lead to a loss of the ohmic property of the back contact.
This leads to a current limitation, or a “roll-over” in light and dark JV curves at a high
forward bias as shown in Figure 1.4. Moreover, diffusion of Cu into the main junction may
produce shunting pathways which will decrease the Rsh [15].
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CHAPTER 2
LITERATURE REVIEW OF STABILITY OF CdTe SOLAR CELLS
The studies of stability of CdTe solar cells are reviewed.Almost all stability studies of
CdTe solar cells consider diffusion of Cu from the back contact to the junction as the main
cause for cell instability [14, 16, 17]. Therefore, the diffusion of Cu and its role in cell
degradation is discussed in the first section of this review. The second section discusses the
degradation mechanisms for CdTe during different stressing conditions of accelerated life
testing (ALT)
2.1 Diffusion of Cu and its role in cell degradation
Adding Cu to the back contact is crucial to form better ohmic contact to CdTe layer and
improve the initial performance[16, 18, 19]. It is well known that Cu is a fast diffuser in
CdTe where grain boundary (GB) diffusion is the most likely mechanism for Cu transport
[16].Therefore, Cu was found in every layer in the CdTe cell even before stressing [20, 21].
This study [22] has shown the presence of Cu in CdTe and CdS layers with concentrations
of 1 × 1017cm≠3 and 9 × 1019cm≠3, respectively prior to applying the back contact. Also,
it has been shown that Cu diffuses into the junction during the CdCl2 treatment[23]. The
source of this Cu is probably from the impurities in the starting materials, chemicals and
equipment used for synthesis[22]. During contacting with ZnTe:Cu, a significant amount
of Cu diffuses into CdTe and CdS layers as shown in Figure 2.1 [23]. Here the amount of
diffusion increases with increasing heater voltage during contacting. Also, It has been shown
that the thickness of the back contact ZnTe:Cu affects the amount of Cu accumulation at
CdTe/CdS interface, e.g. more Cu accumulation with thicker contacts [16]. Different models
were discussed in Literature on the impact of Cu on performance stability. In this review,
the effect of Cu on the electronic properties of each layer in the cell will be discussed in the
following subsections.
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Figure 2.1: SIMS depth profiles of Cu for devices contacted at different heater voltages [23].
2.1.1 Cu in CdS layer
Many studies reported that the concentration of Cu increased in The CdS layer and Cd-
S/CdTe interface when the solar cells were stressed under various conditions [16, 22, 24, 25].
Cu can act as p-type dopant in the CdS layer and therefore, one of the proposed degradation
mechanism is the compensation of CdS n-type doping. This causes a reduction of the built-in
field [16, 26, 27]. Another effect for this p-type doping is increasing the photoconductivity
of CdS leading to increased crossover in the light-dark current-voltage characteristic of the
device. Some papers [17, 28] consider the CdS photoconductivity as detrimental for the cell,
while others [22] claims that this effect does not reduce the performance of an illuminated
device.
2.1.2 Cu at the back contact
Enormous papers reported that Cu at the back contact plays an important role to enhance
the contact quality and the performance of CdTe cells. The incorporation of Cu at the
back contact reduces its potential barrier height and hence, its saturation current density
increases. A smaller barrier height makes it easier for minority carriers to be collected in
the back contact and thus, Voc and Jsc are improved [29]. Moreover, a high saturation
current density of the back contact leads to higher FF because the roll-over occurs at large
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current and voltage. Therefore, a loss of Cu by diffusion [13, 16] or decomposition of a
favorable Cu-compound (like CuTex) [28] leads to higher back barrier which detrimental to
cell performance. However, some researchers related back contact degradation to oxidation
or other mechanisms that is not related to Cu [22, 30]. The degradation of the back contact
can be seen as an increase in roll-over and series resistance after stress [12, 22] . They are
results of an increased Schottky barrier between CdTe and back contact.
2.1.3 Cu in CdTe layer
Diffusion of Cu to CdTe bulk may form Cu-related recombination centers. Although too
much Cu diffusion reduces device stability, it has also been shown that Cu diffusion increases
CdTe acceptor concentration which is required for high performance [23].
Jian V. Li et al [29] studied the effects of Cu composition on the CdTe/ZnTe:Cu back
contact and the bulk CdTe. Cu composition in the ZnTe:Cu target was varied from 0% to
5%. Initially, the device efficiency increases with Cu concentration to reach a peak at 2%
and then decreases as shown in Figure 2.2. Diffusion of Cu into the main junction depends
on concentration as seen by SIMS Figure 2.3.
Figure 2.2: Device performance verses Cu concentration in the ZnTe:Cu target [29].
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Figure 2.3: SIMS depth profiles for devices with different Cu compositions [29].
In this study, positive and negative effects were attributed to the increase of Cu con-
centration. The positive effect occurs in the bulk CdTe where hole density increases as Cu
concentration increases from 0% to 2%. This makes the Fermi energy level closer to the
valence band which increases the build-in voltage and consequently, improves Voc. However,
excess Cu composition (2% to 5%) results in a presence of deep level at 0.55 eV above the
valence band of the CdTe absorber. Deep level concentration becomes more pronounced as
Cu concentration increases. This is considered as a negative effect as it causes significant
recombination in the CdTe bulk. Thus, Voc and Jsc decrease. Interestingly, it is reported
in Literature that the concentration of Cu does not change much during Accelerated life
testing (ALT) [22, 24, 31–33]. Therefore, one might think that Cu has no negative effect on
the CdTe layer to cause degradation. However, the unchanged concentration of Cu does not
exclude the possibility of migration of Cu atoms from Cd sites (acceptor states) to intersti-
tial sites (donor states) and this has a great impact on the performance stability. A number
of stability studies showed a decrease in net acceptor concentration of CdTe after stressing
[13, 14, 34, 35].
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2.2 Defects in CdTe solar cells
One of the most important issues for stability of CdTe solar cell is to understand and
control its defects. This is because that maintaining a high CdTe doping density, which is
required for stable devices, is critically affected by defects. The decrease in CdTe doping
density results in lower junction band bending and higher back-contact barrier [36]. Both
effects reduces Voc and therefore, lower efficiency. Defects in general are classified into
intrinsic and extrinsic defects. Intrinsic defects appear in pure CdTe before doping. Cd
and Te vacancies (VCd, VT e) are examples of intrinsic defects where they act as acceptor
and donor defects in CdTe, respectively. The transition energy level is the difference in
defect energy state before and after ionization. Substitutional defect like Cu occupying Cd
site (CuCd), is an extrinsic defect. Another example for extrinsic defect Cu interstitial (Cui)
which is an extra Cu atom in CdTe. Defects can be further classified as shallow or deep defect
depending on their energy level. Defects with transition energy level (ionization energy) of
less than 0.05 eV from the band edge is usually considered shallow defects while deep defects
has a higher transition energy [37].
The defects of interest in this review are VCd, CuCd and Cui since they are considered to
be the dominant defects in CdTe. CuCd and Cui are usually a single acceptor and a single
donor respectively. Table 2.1 shows the transition energy levels (from ref. [38]) and defect
formation energies (from ref. [39]) of VCd, CuCd and Cui defects. Other researchers reported
different transition energy levels for CuCd. For instance, Wei and Zhang reported 0.22 eV
[39] and Krasikov et al reported 0.31 eV [40].
Table 2.1: The transition energy levels and defect formation energies of VCd, CuCd and Cui
defects [38, 39].
Defect Type Transition level (eV) Formation energy (eV)
VCd Acceptor (-/0) EV +0.14 — (2-/-)EV +0.40 2.67
CuCd Acceptor (-/0) EV +0.35 1.31
Cui Donor (0/+) EV -0.01 2.19
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VCd is considered to be the mian intrinsic p-type dopant of CdTe. Diffusion of Cu from
back contact to CdTe tends to form acceptor CuCd rather than donor Cui since the former has
smaller formation energy. High concentration of CuCd enhance hole concentration and make
CdTe better p-type [41]. The CdTe reach its maximum p-type state when all Cd vacancies
convert to CuCd. Further diffusion of Cu to CdTe forms donor Cui since its formation energy
become lower than CuCd. The increased formation of the donor defect Cui compensates CuCd
in CdTe and reduce its hole density.
2.3 Transport in the solar cell
In the simplest equivalent circuit model of a solar cell an ideal diode is in parallel with
a current source. Refinements include the addition of series and shunt resistors. In such a
model the light and dark curves are nearly identical but offset the short circuit current. In
many devices, particularly CdTe, this is not observed. The presence of rollover and crossover
are indications of the transport processes related to all layers in the device. Rollover is when
the current stops increasing at forward bias, resulting in a smaller increase at higher voltage.
Crossover describes when the light and dark curves intersect at forward bias.
Rollover is typically associated with the back contact, which may have a barrier at one
of its interfaces. The simplest model is the two-diode model, where the back contact is
represented by a Schottky diode as shown in Figure 2.4.
Figure 2.4: Two-diode model for the solar cell in dc.
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First, we consider that the transport of majority carrier current through the back contact
is govern solely by thermionic emission. In this case, under forward bias for the solar cell,
the back-contact diode is reverse bias, and the current is limited by the contact saturation
current. This current is should be voltage independent according to the thermionic emission
assumption. However, this cannot explain the observed slope of JV curves in high forward
bias and the exponential dependent of this slope in temperature. To explain this, you may
assume that the transport across the back contact is limited by drift and diffusion [42]. In
this case and in the absence of series resistance, the applied forward bias V on the device is
divided between the junction (Vj) and the back contact (Vc) according to the equation:
V = Vj + Vc (2.1)
According ref [43] the junction current Jj can be approximated by:
Jj = Js(e
qVj
nkT − 1) − JL (2.2)
Where Js is the dark saturation current of the junction, n is the ideality factor and JL
is the photocurrent generated in the absorber layer. If the recombination in the back space
charge region is negligible, the hole current passes across the back contact can be written as:
Jp = −Jc(e
−qVc
nkT − 1) (2.3)
Where Jc is the dark saturation current of the contact. Notice that the current at the back
contact depends on Vc, which determines the electric field at contact, and T which explain
the temperature dependence. The cause of crossover, which shows a higher current at forward
bias when the device is illuminated, is usually attributed to the back contact barrier and
minority carrier current. An alternative explanation is related to photoconductivity in the
CdS layer. Diffusion of Cu into CdS layer can form acceptor defects at energy level of ∼0.34
and 1.2 eV (midgap) above the valence band [44, 45]. High density of these defects in the CdS
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window layer compensate n-layer layer by trapping free electrons. The low concentration
of free electrons increases dark resistivity in CdS, resulting in low dark current. However,
photoexciting carriers increase the conductivity of CdS and the light curve displays a higher
current. Therefore, the dark and light JV crossover (intersect) at forward bais. Agostinelli
et al. [46] proposes the concept of photoconductivity CdS, and simulated it using SCAPS
by adding high density of acceptors in CdS layer. The model yield a high bump (barrier) at
the CdS conduction band in the dark leading to lower forward current. Under illumination,
the barrier is lowered result in higher forward current. This modulate barrier in the front
contact is illustrated in the band diagram as in Figure 2.5 [46].
Figure 2.5: Front barrier in dark and under illumination [46].
There is an experimental evidence of the correlation between the incorporation of Cu to
the device and the light/dark crossover where device with no intended Cu showed no sig-
nificant crossover [44]. This was attributed to photoconductivity of CdS using the apparent
quantum efficiency (AQE) results. The devices with Cu showed AQE higher than unity
in the blue region (⁄ <550 nm), but no in the absence of Cu. Similarly using AQE, it is




In this chapter, the basic techniques used for characterizing PV solar cells are discussed.
The techniques are: current density voltage (JV), capacitance-voltage (CV) curves, and
admittance spectroscopy (AS). Each one will be explained in the following subsections.
3.1 JV measurement
The JV curve of a solar cell provides its performance properties including the energy
conversation efficiency. The relationship between voltage (V) and current density (J) of an





− 1] − JL (3.1)
where J0 is the diode saturation current density, A0 is the diode ideality factor, kB is Boltz-
mann constant (8.617 × 10≠5 eV K≠1), T is the temperature in Kelvin, and JL is the light
generated current density. The JV curve in this equation is in the fourth quadrant since
passive reference is used for current. In active reference the JV curve is in the first quadrant
and the current is given by:





Several performance parameters can be obtained from JV curve such as short circuit
current (Jsc), open circuit voltage (Voc), fill factor (FF ), efficiency (÷), series resistance
(Rs), and shunt resistance (Rsh). Jsc is the current produced by the solar cell when no
voltage is applied (i.e. when solar cell is shorted). Voc is the maximum voltage available
from a solar cell when no current is flowing (i.e. when J = 0). An expression for Voc can be











The FF is a measure of quality of the solar cell. It is defined as the ratio of the maximum





where Vmp and Jmp are the corresponding voltage and current at the maximum power.
The most important parameter is the efficiency ÷ which is defined as the ratio of the maximum








The input light power could be taken as 1kW/m2 or 100 mW/cm2.
For non-ideal solar cell there is always a dynamic resistance (RD) in the system, and








This value can be used to determine the sources of power losses. For light JV curve,
series resistance (Rs) and shunt resistance (Rsh) are the values of RD at J = 0 and V = 0
respectively. For high efficiency cell, it is desirable to have low series resistance (< 5 Ωcm2)

























The temperature dependence of the current-voltage (JVT) can be used to extract a back-
contact barrier height using the back-to-back diode model. This technique was first developed
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Figure 3.1: Measured JV curve of a CSM CdTe solar cell illustrating the performance pa-
rameters.
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by Stollwerck and Sites [48]. The reversed-biased back contact causes the current-limiting
effect or rollover in the forward bias region of JV. The saturation current density J0 at a
given temperature is approximately equal to the intercept point of the two slopes before and
after the rollover as illustrated in Figure 3.2 . Assuming a thermionic emission mechanism
between the CdTe layer and the back contact, the saturation current can be written as [49]:
J0 = A
úT 2exp(−q„B/kT ) (3.8)
where Aú is the effective Richardson constant, T is the temperature, q is the electron
charge, „B is the barrier height of the back contact, and k is the Boltzmann constant. The
Arrhenius plot of ln[J0(T )/T
2] versus 1/kT is used to calculate the back contact barrier
height where „B = − the slope.
Figure 3.2: Current-voltage at various temperatures (JVT) for the standard CdTe device.
The intercept of the two dashed red slopes near the rollover is used to determine the satu-
ration current density J0.
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3.2 CV measurement
Capacitance is associated with pn junctions because of a separation of positive and nega-
tive charges in their depletion region. If reverse-biased voltages VR and VR +dVR are applied
to the junction, the differential charge densities in the depletion region will look like a parallel
plate capacitor as shown in Figure 3.3.
Figure 3.3: Differential change in the space charge width with a differential change in reverse-
biased voltage for a uniformly doped pn junction [50].
As dVR increases, additional positive charges in the n region and additional negative







The capacitance C is divided by the area of the cell A because dQ is in units of C/cm2.
dQ can be written as
dQ = e Nd dxn = e Na dxp (3.10)
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where e is the elementary charge (1.6×10≠19C), Nd is the n-type net donor concentration,
and Na is the p-type net ceptor concentration. When applying VR bias, the space charge














‘s the permittivity of the semiconductor and Vbi is the build-in potential. Thus, the















e ‘s Na Nd
2(Vbi + VR)(Na + Nd)
J1/2
(3.13)



















This is exactly the same as the capacitance of a parallel plate capacitor. In the case of
CdTe solar cells, almost the entire space charge layer extends into the p region because of
the high doping of n-type CdS (Nd ∼ 10
17cm≠3) and its thinness compared to the p-type
CdTe (Na ∼ 10
14cm≠3). The contribution of CdS to the depletion width is negligible. Thus,














2 (Vbi + VR)
J1/2
(3.17)
We can notice that junction capacitance is a function of the doping concentration in the






2 (Vbi + VR)
e ‘s Na
(3.18)
By doing CV profile and plotting (A/C)2 vs VR, the doping concentration Na of CdTe
layer can be calculated from the slope which is equal to 2/(e‘sNa). This derivation of
junction capacitance was based on a number of assumptions including uniform doping in
both semiconductor regions, the abrupt junction approximation, and a planar junction.
3.3 Admittance Spectroscopy (AS)
The Admittance Spectroscopy (AS) technique can be used to detect trapping defects by
measuring a solar cell’s response to an input AC signal. The AS measurement is conducted
by applying a small amplitude (10 mV ) AC signal to the device over a range of frequencies
f . Then, the system records the admittance Y and phase angle ◊ from which the parallel







, Gp = Re(Y ) = Cos(◊) |Y | (3.19)
3.3.1 Theory of AS
To understand AS technique we need to go deep to the band diagram level of our device.
The input AC signals induces small variations in the Fermi level causing a shift in the
21
crossing point between the Fermi level and the defect level as illustrated in Figure 3.4. The
response of defect charges to the AC voltage oscillations is relatively slow compare to free
charge carriers. Therefore, at low frequencies, the occupation of the defect level change with
the AC voltage oscillations and directly contribute to the measured capacitance and AC
conductance. At high frequency there is no contribution from defects. In the case of a single
trap level with a characteristic angular frequency Êt, the capacitance Cp and conductance
Gp as a function of the AC signal angular frequency Ê are described by equations [37] and
illustrated in Figure 3.5.


















, G0t = C
0
t Êt (3.20)





are the trap contribution to the capacitance and conductance, and Ê = 2fif . The AS data
analysis is discussed in later sections.
Figure 3.4: Band diagram with just the defect level and the range of oscillation in the
quasi-Fermi level. The crossing point is the intersection between defect and Fermi levels
3.3.2 Analysis of AS data
Analysis of AS data is explained in this section using simulation data. A standard CdTe
device was modeled with a 100nm CdS layer and 3µm CdTe layer. The donor density for
CdS was 1017cm≠3. The CdTe layer was split into two layers with different acceptor density.
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Figure 3.5: Capacitance Cp and conductance Gp as a function of AC signal frequency
A 0.5µm which is next to the back contact has a density of 2 × 1014cm≠3 and that is higher
than the density of CdTe layer in order to mimic the effect of Cu diffusion from the back
contact into the CdTe layer. The second layer is 2.5µm and has a density of 2 × 1012cm≠3.
In addition, two different defects H1 and H2 were put into this layer and they have the
following activation energies (Ed − EV ); 0.15eV and 0.30eV respectively. Both defects have
a uniform density of 1 × 1014cm≠3. The back contact was set to be flat band which means
that valence band maximum (VBM) of CdTe layer is flat when it connects with the back
contact. In this case the barrier height between CdTe layer and the back contact decrease
as temperature decreases to maintain a flat VBM with the back contact.
The device capacitance versus temperature for different frequencies is shown in Figure 3.6.
It shows two distinct defects signatures. The first defect is in the low temperature range
(−195 to −165 ¶C) and the second is in relatively higher temperature range (−105 to −45 ¶C).
To calculate the activation energies for these defects, we need to plot Cp and fdCp/df
versus f . The characteristic angular frequency Êt can be determine from the peaks in the
fdCp/df plot. The dependency of Êt on temperature is linear on Arrhenius plot of the
form ln (Êt/T
2) versus 1000/T . Thus, the activation energy Ea is estimated by using the
linear regression as: Ea = −1000 × Slope × kB where kB is the Boltzmann constant. The
capacitance plots for these defects are shown in Figure 3.7 and Figure 3.9 and fdCp/df versus
f plots are shown in Figure 3.8 and Figure 3.10.
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Figure 3.6: Capacitance Cp versus temperature for a range of frequencies. The bottom line
corresponds to 100 kHz and the top line corresponds to 100 Hz
Figure 3.7: Capacitance Cp versus frequency at low temperatures range (−195 to −165
¶C).
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Figure 3.8: fdCp/df versus frequency at low temperature range (−195 to −165
¶C)
Figure 3.9: Capacitance Cp versus frequency in the temperatures range (−105 to −45
¶C).
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Figure 3.10: fdCp/df versus frequency in temperature range (−105 to −45
¶C)
The Arrhenius plots for the two defects are shown in Figure 3.11 and Figure 3.12. The
activation energies can be calculated from the slope using linear regression. This yields
Ea = 0.12 eV for the defect H1 and Ea = 0.29 eV for the defect H2, which are close to the
simulation Ea input values.
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Figure 3.11: Arrhenius plot for the defect H1 in CdTe device simulated with SCAPS




SCAPS ( a Solar Cell Capacitance Simulator) is one dimensional solar cell simulation
packages developed by professor Marc Burgelman at the Department of Electronics and In-
formation Systems (ELIS) of the University of Gent, Belgium [51]. The software calculation
is based on Poisson’s equations, carrier continuity equations, and boundary conditions to
determine the carrier concentration and electrical potential at a number of points in the
model. SCAPS has the ability to simulate a device with up to seven layers. The physical
and electronic properties of each layer can be edited in a separate window. A maximum of
three deep levels (defects) can be defined to each layer with a variety of energetic and spatial
distributions. SCAPS can calculate dark and light JV, CV, CF and QE as a function of
temperature. CF and QE can be calculated at different biasing condition. Band diagram as
well as the charge and current density are shown on the screen for each intermediate bias
voltage or wavelength.
SCAPS simulation was used in this work to investigate three main aspects; influence
of Schottky back contact on AS result, studying Admittance spectroscopy (AS) at forward
bias, and calculating back barrier height (BBH) using JVT curves. The structure of the
device used in the simulation is shown in Figure 6.5 and the baseline parameters are listed
in Table 4.1. Two single acceptor defects H1 and H2 are used as trap states in CdTe layer
with uniform concentrations and energy levels of 0.15 eV and 0.30 eV respectively.
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Figure 4.1: Configuration of the CdTe device used in SCAPS simulation.
Table 4.1: Baseline parameters for modeling CdTe solar cells
Contact properties
Front Back
Electron surface recombination velocity (cm/s) 1 × 107 1 × 107
Hole surface recombination velocity (cm/s) 1 × 105 1 × 107
Majority carrier barrier height (eV) 0.1 Variable
Layer properties
CdS CdTe
Thickness (µm ) 0.1 3
Bandgap (eV ) 2.4 1.5
Electron affinity (eV ) 4.50 4.28
Dielectric permittivity (relative) 10.0 9.4
CB effective density of states (1/cm3 ) 2.2 × 1018 8.0 × 1017
VB effective density of states (1/cm3) 1.8 × 1019 1.8 × 1019
Electron thermal velocity (cm/s) 1 × 107 1 × 107
Hole thermal velocity (cm/s) 1 × 107 1 × 107
Electron mobility (cm2/V s) 350 500
Hole mobility (cm2/V s) 50 60
Shallow uniform donor density ND (1/cm3) 1 × 1017 0
Shallow uniform acceptor density NA (1/cm3) 0 3 × 1012
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4.1 influence of Schottky back contact on AS results
It was shown by Burgelman [52] that Schottky back contact of CdTe solar cell can appear
in AS measurements as a capacitance decay with inflection point Ê0 = Gc/Cc (·0 = RcCc)
and an activation energy qΦb where Gc, Cc, Rc, and qΦb are the back contact conductance,
capacitance, resistance and barrier height respectively. More investigation was done to study
this effect using SCAPS.
The simulated CdTe device has the base line parameters with a back contact barrier of
0.35 eV and only one defect H1 (0.15 eV) with a concentration of 3 × 1014cm≠3. Figure 4.2
shows the band diagram for this device where there is a band bending close to the back
contact. This band bending represents a second capacitor connected in series with the main
junction capacitor. The AS results in Figure 4.3 provided signatures for both H1 and the
back contact barrier. The calculated activation energies, using Arrhenius plot, were 0.15 eV
for H1 and 0.33 eV for the back contact. An attempt was done to eliminate the back barrier
effect in AS by repeating the same simulation but with choosing flat-band option for the
back contact. In this case, SCAPS calculates for every temperature the metal work function
in such a way that flat-band conditions prevail. Therefore, the resulted band diagram has
no band bending near the back contact as seen in Figure 4.4. Also, its AS plot Figure 4.5
showed only one signature at 0.13 eV which is for H1 defect. This clearly proved that 0.33
signature seen in the previous simulation is the back contact barrier height.
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Figure 4.2: Band diagram at 300 K for simulated CdTe device with a defect H1 of concen-
tration 3 × 1014cm≠3 and back barrier height of 0.35 eV .
Figure 4.3: AS graphs of Cp versus T for simulated CdTe device with H1 concentration of
3 × 1014cm≠3.
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Figure 4.4: Band diagram at 300 K for simulated CdTe device with a defect H1 of concen-
tration 3 × 1014cm≠3 and flat band option for the back contact.
Figure 4.5: AS graphs of Cp versus T for simulated CdTe device with H1 concentration of
3 × 1014cm≠3 and flat band option for the back contact.
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A new simulation was performed for the case of only H2 defect (0.30 eV) with the a
concentration of 3 × 1014cm≠3. The band diagrams for this device showed band bending
near the back contact as in Figure 4.7. This yielded only one pronounced signature as shown
in Figure 4.6. Obviously, the two signatures for H2 (0.30 eV) and the back barrier height
(0.35 eV) overlapped due to their close values and the calculated activation energy was 0.31
eV. Experimentally, other characterization techniques such as JVT might be used to estimate
the back barrier height. This may help to partially identify the source of such signature. In
conclusion, back contact can be seen in AS results similarly as defects with an activation
energy close to the barrier height value qΦb.
Figure 4.6: AS graphs of Cp versus T for simulated CdTe device with H2 concentration of
3 × 1014cm≠3 and back barrier height of 0.35 eV.
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Figure 4.7: Band diagram at 300 K for simulated CdTe device with a defect H2 of concen-
tration 3 × 1014cm≠3 and back barrier height of 0.35 eV .
4.2 AS at forward bias
Admittance spectroscopy (AS) is a useful technique to study deep electronic states in
CdTe solar cells. However, this technique does not work for fully depleted devices which the
case for recent CdTe cells. The small thickness and low carrier concentration of the CdTe
layer makes the device fully depleted specially at low temperature. SCAPS simulation was
used to demonstrate these effects. The simulated CdTe device has the base line parameters
(3µthick for CdTe layer) with a back contact barrier of 0.35 eV and only one defect H1
(0.15 eV) with a concentration of 2 × 1014cm≠3. These value are typical for a CdTe cells.
The low carrier density and small CdTe thickness make the device fully depleted as shown in
Figure 4.8. Therefore, AS revealed no defect signature in the capacitance temperature graph
as in Figure 4.9. However, the AS at forward bias of 0.3V resulted in a clear signature as
in Figure 4.10. The calculated activation energy for that was 0.31 eV which is obviously the
back barrier height signature. The SCAPS calculation diverges when using a high forward
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bias. Thus, performing AS at forward bias was successful to show the back barrier height
value.
Figure 4.8: Band diagram at 300 K for simulated CdTe device with a defect H1 of concen-
tration 2 × 1014cm≠3 and back barrier height of 0.35 eV.
35
Figure 4.9: AS graphs of Cp versus T at zero bias for simulated CdTe device with H1
concentration of 2 × 1014cm≠3.
Figure 4.10: AS graphs of Cp versus T at forward bias of 0.3 eV for simulated CdTe device




Two degradation sets are presented in this chapter for CdTe cells prepared with rapid-
thermal processed ZnTe:Cu back contacts at CSM. The first set study the stability of different
structure of CdTe cells; standard and alloy devices made by J.Li under thermal stress at 85 ¶C
in the dark. The standard device has a conventional structure with CdS as a window layer.
In the alloy structure, the CdS layer was replaced by CdS1≠yTey layer in addition to a high
resistive transparent (HRT) layer added between transparent conductive (TCO) layer and
the alloy layer. The two structures are shown in Figure 5.1. In the second set, we examined
the stability of only standard devices with different back contact metallization (Au and Ti)
made by Y. Samoilenko. The accelerated life testing (ALT) conditions were light and dark
stressing at 75 and 85 ¶C. Different characterization techniques were used to help understand
the degradation mechanisms of the devices.
Figure 5.1: Structure of standard and alloy devices with deposition technique for each layer.
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5.1 1st set: Device fabrication
Devices were fabricated using two types of superstrates. The first employed fluorine-
doped tin oxide glass (TEC-15) coated with 150 nm CdS at 150 ¶C using thermal evaporation.
The second is Corning 7059 coated with a bilayer of SnO2 : F/SnO2 (FTO/TCO) deposited
by metal-organic chemical vapor deposition followed by 100 nm CdS:O made by NREL.
Then a (3µm) CdTe absorber layer was deposited using vapor transport deposition at 450 ¶C.
The CdCl2 treatment was performed by exposing the samples to CdCl2 in a close spaced
sublimation geometry in a tube furnace at 400 ¶C for 30 min using a 50–50% O2/N2 ambient.
The back surface was etched in a 0.5% (v/v) Br2/CH3OH solution for 10 s and rinsed with
methanol prior to back contact preparation. The ZnTe:Cu buffer layer was deposited by
thermal co-evaporation at 100 ¶C. The evaporation rates of both sources were controlled
using Quartz crystal monitors (QCM), and the total copper content was 3.4 wt%. Devices
with an area of 0.079 cm2 were defined by evaporation of 150 nm of Au using a shadow
mask. Isolation of individual devices were done by scribing along the circumference of the
Au through the semiconductors down to the TCO. After device fabrication, samples were
subjected to 30 s RTP treatments under flowing Ar to activate the back contact.
5.2 1st set: JV and JVT results
Current density-voltage (JV) of the cells were measured using a solar simulator (Oriel
91193, Class ABA) that was adjusted to closely simulate AM1.5 response of a CdS/CdTe
cell. The JV curves for the standard and alloy devices are shown in Figure 5.2 and Figure 5.3
respectively.The two devices showed different behavior under dark stressing at 85 ¶C. The
standard device initially showed improvement in the VOC after 48 hours of stressing and the
efficiency degradation is associated with the decrease in FF. Partial roll-over was observed
where JV curves showed a limiting current behavior at a bias greater than VOC and then,
the current increased at higher biases. In the last curve (288 hours) a higher forward bias
range was used to see if the curve will show a complete roll-over, but the current continue
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increasing. In the case of the alloy device, the efficiency dropped as the stressing time
increased, and it is correlated with the drop in VOC and FF. Unlike the standard device,
the JV curve of the alloy device showed a pronounced roll-over initially, and then reduced
gradually with stressing time. No partial roll-over was observed for alloy devices. Light and
dark JV curves were compared for standard and alloy devices initially and after stressing as
shown in Figure 5.4. A significant crossover between light and dark JV was observed and
this suggests a photoconductivity in the absorber layer.
Figure 5.2: Light JV curves for standard device which are dark stressed at 85 ¶C for 288
hours.
The temperature controlled current voltage (JVT) was measured using a Keithley model
2400 source meter that was controlled Labview. The sample is placed in an insulated copper
chamber and they are cooled down using liquid nitrogen. An optical fiber cable of diameter
1.27cm coveys light from a light source to the sample through the chamber. The light source
is provided by a Fiber Lite A240P power supply and the accompanying 150 W light source.
At different temperatures, a dark J-V curve was taken, then the light source turned on and
allowed to settle for 5 seconds, and then a light J-V curve was taken. The applied voltage
ranged from -1.5 V to +1.5 V with a step of 0.05 V. Dark JVT curves for the standard and
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Figure 5.3: Light JV curves for alloy CdTe cell which are dark stressed at 85 ¶C for 150
hours.
Figure 5.4: Light/dark JV curves for standard and alloy CdTe cell before and after dark
stressing at 85 ¶C for 150 hours.
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alloy devices are shown in Figure 5.5 and Figure 5.6 respectively. The alloy device showed a
barrier height of 0.37 eV. The standard device had a barrier height of 0.44 eV. These values
was calculated from the Arrhenius plot as explained in chapter 3.
Figure 5.5: dark JVT curves for standard device at a temperature of 15 to -75 ¶C.
5.3 1st set: CV and AS results
The DC bias scan started from -1.5 to 1 V and back to -1.5 V with a bias step of 0.05V.
The goal for doing bidirectional bias scan is to investigate capacitance hysteresis. An AC
oscillation voltage of 10mV was applied at a frequency of 100 kHz. Admittance and phase
angle are recorded at each step.The AC signal and DC bias are provided by an Agilent HP
4284A precision LCR Meter controlled by Labview. CV curves for the two devices taken
at room temperature are shown in Figure 5.7.The standard device is almost fully depleted
in the reversed bias region (-1 to 0 V) while the alloy device is not. This is because of the
lower hole carrier concentration of the standard device (7 × 1013 cm≠3) compared to the
alloy device (6 × 1014 cm≠3) as can be deduced from the CV profiles in Figure 5.8. For the
alloy device, the CV was measured initially and after 150 hours the stressing and the carrier
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Figure 5.6: dark JVT curves for alloy device at a temperature of 20 to -40 ¶C.
density remained the same.
HP4284A LCR meter was used to measure the admittance spectroscopy (AS) for the
devices before and after stressing. The measurements is done by applying a 10 mV AC signal
with a frequency sweep from 100 Hz to 1 MHz with 10 steps per decade. The measurements
were performed at zero voltage and at different forward biases (0.15, 0.30, 0.45, and 0.6 V)
to hopefully see defect signatures that is not seen at 0 bias due to our (thin) nearly depleted
devices. liquid nitrogen was used to cool down AS system to -180 ¶C. While the system is
left to heat up slowly, AS measurements were taken at different temperatures with a step of
10 ¶C. In the same run CV is measured right after AS to give us CVT data.
The capacitance-voltage measurements at various temperatures (CVT) for the two de-
vices are shown in Figure 5.9 and Figure 5.10. At a given bias, the cell is fully depleted when
the curve becomes nearly horizontal. For instance, at zero bias the standard device becomes
fully depleted for temperatures less than -55 ¶C. On the other hand, the alloy device is not
fully depleted at zero bias until the temperature is very low (< -165 ¶C).
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Figure 5.7: Room temperature CV curves for the unstressed standard and alloy CdTe devices.
Figure 5.8: Depth dependent net acceptor density NA for the unstressed standard and alloy
CdTe devices.
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Figure 5.9: CVT curves for unstressed standard CdTe devices.
Figure 5.10: CVT curves for unstressed alloy CdTe devices.
44
Therefore, The AS for standard device at zero bias revealed no signature as expected from
CVT result. One of the possible solution is performing AS measurements at a forward bias.
This method, was attempted by Murrell in his master thesis by doing AS at a high forward
bias (> 1.0V ) [53]. However, this method was not quite successful to detect defects because
it is believed that the back contact diode start to affect the AS measurement at high forward
bias. Therefore, the AS measurements in this work were performed at moderate forward
biasing values between 0V and 0.6V . A defect signature, with activation energy of 0.32
eV, showed up when AS measurements were performed at forward bias as in Figure 5.11.
This agrees with our expectation and results in the simulation chapter. On the other hand,
Alloy device revealed two distinct defect signatures at zero bias AS since they are not fully
depleted at zero bias as seen in CVT. The signature defect 1 (at low temperature) was in the
range of H1, however, the defect has a bump and we could not fully analyze it based on the
proposed procedure in the experiment technique chapter. The activation energy of defect 2
(at higher temperature) was found to be 0.42eV. AS measurement was repeated on the alloy
device after 150 hours of darks stressing at 85 ¶C and then defect 1 became measurable and
it was 0.12 eV. Figure 5.12 shows AS for alloy device initially and after stressing.
Figure 5.11: Capacitance vs. temperature at different frequencies for standard CdTe device
at 0, and 0.6 bias.
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Figure 5.12: Capacitance vs. temperature at different frequencies for alloy CdTe device at
zero bias initially and after 150 hours of dark stressing at 85 ¶C.
5.4 2nd set: Device fabrication
The substrate is 1.5” x 1.5” TEC 15 glass from Hartford Glass. The glass cleaning
process includes cleaning with Micro 90 solution, rinsing with DI water, and blowing with
a filtered compressed air. Further cleaning is done by placing the glass in the UV-ozone
oven for 20 min. Using thermal evaporation, 150 nm of CdS is deposited onto the substrate
held at 150 ¶C. Then, the substrate is transferred to a vapor transport deposition (VTD)
chamber to deposit ∼4µm of CdTe. During CdTe deposition, source and substrate are held
at 620 and 420 ¶C respectively. The carrier gas for VTD of CdTe is ultrahigh purity N2
flown at 375 sccm. Oxygen is supplied into the background of the VTD chamber at 38 sccm
to maintain the integrity of nichrome heating elements. After that, the CdCl2 treatment
was performed by exposing the samples to CdCl2 in a close spaced sublimation geometry
in a tube furnace at 405 ¶C for 30 min using a 50–50% O2/N2 ambient. Then, the back
surface is etched in a 0.5% (v/v) Br2/CH3OH solution for 10 s and rinsed for 60 s with
methanol which creates a Te-rich p+-type layer on top of CdTe. The ZnTe:Cu buffer layer
was deposited by thermal co-evaporation at 100 ¶C. The thicknesses of ZnTe and Cu are
150 and 15 nm, respectively. Devices with an area of 0.079 cm2 were defined by evaporation
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of 150 nm of Au using a shadow mask.Isolation of individual devices were done by scribing
along the circumference of the Au through the semiconductors down to the TCO. Indium is
soldered on top of CdS and TCO as a front contact. After device fabrication, samples were
subjected to RTP treatments under under N2 atmosphere at 2.5 Torr to activate the back
contact. During this step the cells are rapidly (20 seconds) heated to 320 ¶C and held at that
temperature for 30 seconds. The cells are allowed to cool down and the step is repeated for
a temperature of 330 ¶C. The same process was repeated for devices with Ti back contact
except for the thickness of Cu. Because of lower solubility between Ti and Cu compare to
Au, the optimal Cu loading is less (∼10 nm) in the case of Ti back contact.
5.5 2nd set: Stressing experiment
CdTe solar cells with different metallization layers (Au and Ti) were subjected to an
accelerated life testing (ALT) to study their stability. The ALT conditions were elevated
temperate under illumination (light stressing) or with no light (dark stressing). The two
temperate values used in ALT were 75 and 85 ¶C. They are slightly higher than the field
temperature (65 ¶C) in order to expedite the degradation. At the same time, we expect
that these temperatures are not high (>100 ¶C) enough to activate degradation mechanisms
that are not possible during normal operation. During the light stressing, samples were
placed under a halogen lamp inside a box where the measured light intensity at the samples’
position were about ½ sun (500W/m2). A fan with adjustable speed was used to control the
temperature of the sample inside the box. The dark stressing was performed using an oven
with a capability of varying the temperature. The total stressing time for all cells was 165
hours. An open-circuit bias condition was used during light and dark stressing.
5.6 2nd set: JV Results
Current density-voltage (JV) of the cells were measured using a solar simulator (Oriel
91193, Class ABA) that was adjusted to closely simulate AM1.5 response of a CdS/CdTe
cell. The voltage sweep was from -1.5V to 1.5V with a bias step of 0.03V. There were
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eight different stressing sets since we had two back contact metalization (Au and Ti), two
stressing conditions (light and dark), and two temperatures (75 and 85 ¶C). One sample
was dedicated to each stressing set. From that sample, 6-9 devices with efficiency of 11-
13% were chosen for the stability test and their light JV curves were measured initially and
after different periods of time during the stressing. The normalized performance parameters
(efficiency ÷, Voc, Jsc, and FF) for the 6-9 devices are presented in box chart graphs to show
their general behavior during stressing. A box chart shows distribution of the parameter
data into quartiles, highlighting the mean and outliers. The boxes may have lines extending
vertically called “whiskers”. These lines indicate variability outside the upper and lower
quartiles, and any point outside those lines or whiskers is considered an outlier.
5.6.1 Dark stressed devices with Au back contact
Two samples 1 and 2 with gold back contact were subjected to dark stressing at 75 and
85 ¶C respectively. JV curves for typical devices on these samples as in Figure 5.13 show a
slight drop of the devices’ Fill factor (FF). Another noticeable behavior is a partial roll-over
in the JV curves at forward bias slightly greater than Voc, but at higher biases the current
increases steeply.
The normalized performance parameters (÷, FF, Voc, and Jsc) are presented in box charts
for nine devices in each sample as seen in Figure 5.14, Figure 5.15, Figure 5.16, and Fig-
ure 5.17. The efficiency of the cells in the two samples slightly decreased to about 94% of
its initial values after 165h and that can be correlated mainly to the small drop in the FF.
Sample 2 was stored in a drawer at room temperature and air ambient for about one month
before the stressing. The storing period made a noticeable reduction to the devices’ efficiency
and that is mainly due to the drop in The Voc. However, the first hour of dark stressing
at 85 ¶C was sufficient to recover the initial performance. For the two samples, Jsc and Voc
remained almost constant after 165 hours of dark stressing at 75 and 85 ¶C. In general, our
CdTe devices with gold back contact were reliable when dark stressed at 75 and 85 ¶C for
165 hours. The JV line-shape is the most notable feature. The indicated spread in results for
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Figure 5.13: Light JV curves for two typical CdTe cell with gold back contact which are
dark stressed at elevated temperature of 75 and 85 ¶C.
each sample made it difficult to statistically claim differences for the parameters at 75 and
85 ¶C. Even changes for each sample set are within variability of individual measurements.
The change in the JV line-shape is very different from dark stressed sample. A model for
that will be presented in Chapter 6.
Figure 5.14: Normalized efficiency (÷) for nine CdTe cells with gold back contact during
dark stressing at 75 and 85 ¶C.
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Figure 5.15: Normalized Fill factor for nine CdTe cells with gold back contact during dark
stressing at 75 and 85 ¶C.
Figure 5.16: Normalized Voc for nine CdTe cells with gold back contact during dark stressing
at 75 and 85 ¶C.
Figure 5.17: Normalized Jsc for nine CdTe cells with gold back contact during dark stressing
at 75 and 85 ¶C.
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5.6.2 Light stressed devices with Au back contact
Two samples 3 and 4 were light-soaked at 75 and 85 ¶C respectively for 165 hours. JV
was measured initially and at different time during the stressing period. Typical JV curves
for two selected devices from sample 3 and 4 are shown in Figure 5.18.
Figure 5.18: Light JV curves for two CdTe cell with gold back contact which are light stressed
at elevated temperature of 75 and 85 ¶C.
Using box chart graphs, normalized parameters: ÷, VOC , FF, and Jsc, are plotted for
six devices from sample 3 (light-stressed at 75 ¶C) and nine devices from sample 4 (light
stressed at 85 ¶C) as in Figure 5.19, Figure 5.20, Figure 5.21, and Figure 5.22. The devices
in sample 3 lost their initial VOC , and consequently efficiency, after staying for a month at
room temperature and air ambient under dark. When cells were light-stressed at 75 ¶C, ÷
and VOC did not recover like the case of dark stressing and they almost did not change after
that. Jsc and FF remained almost constant during the 165 hours of light stressing at 75
¶C.
On the other hand, light stressing at 85 ¶C is completely different where efficiency continued
to drop as a result of severely degraded VOC and FF. Jsc stayed nearly constant during the
stressing. The difference in cells degradation between 75 and 85 ¶C light stressing implies
a threshold temperature between 75 and 85 ¶C where one or more degradation mechanisms
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started. The light stressed Au samples showed greater variability as well as a significant
changes in VOC .
Figure 5.19: Normalized efficiency (÷) for CdTe cells with gold back contact during light
stressing at 75 and 85 ¶C.
Figure 5.20: Normalized Voc for CdTe cells with gold back contact during light stressing at
75 and 85 ¶C.
5.6.3 Dark stressed devices with Ti back contact
Samples 5 and 6 with Ti back contact were dark stressed at 75 and 85 ¶C respectively.
JV curve in Figure 5.23 shows a slight drop in Fill factor (FF) of a typical device stressed at
75 ¶C compared to 85 ¶C. The odd kind in JV curve, seen in the case of gold back contact,
showed up for Ti but after 65 hours of dark stressing.
The normalized ÷, FF, Voc, and Jsc are plotted in box charts for seven devices in sample 5
and nine devices in sample 6 as seen in Figure 5.24, Figure 5.25, Figure 5.26, and Figure 5.27.
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Figure 5.21: Normalized Fill factor for CdTe cells with gold back contact during light stress-
ing at 75 and 85 ¶C.
Figure 5.22: Normalized Jsc for CdTe cells with gold back contact during light stressing at
75 and 85 ¶C.
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Figure 5.23: Light JV curves for two CdTe cell with Ti back contact which are dark stressed
at elevated temperature of 75 and 85 ¶C.
During the 85 ¶C dark stressing, the efficiency of the cells declined significantly to about
80% of its initial values after 165h and that can be correlated mainly to the drop in the FF.
However, there is almost no decrease in efficiency in the case of 75 ¶C. This implies that
one or more degradations mechanism occurred at a temperature between 75 and 85 ¶C. Jsc
and Voc remained almost constant for both temperatures. In general, our CdTe devices with
gold back contact were robust when dark stressed at 75 and 85 ¶C for 165 hours.
Figure 5.24: Normalized efficiency (÷) for CdTe cells with Ti back contact during dark
stressing at 75 and 85 ¶C.
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Figure 5.25: Normalized Fill factor for CdTe cells with Ti back contact during dark stressing
at 75 and 85 ¶C.
Figure 5.26: Normalized Voc for CdTe cells with Ti back contact during dark stressing at 75
and 85 ¶C.
Figure 5.27: Normalized Jsc for CdTe cells with Ti back contact during dark stressing at 75
and 85 ¶C.
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5.6.4 Light stressed devices with Ti back contact
Two samples 7 and 8 were stressed under illumination at 75 and 85 ¶C respectively for
165 hours. Typical JV curves for two selected devices from sample 7 and 8 are shown in
Figure 5.28. Voc decreased faster during 85
¶C compared to 75 ¶C. There is an abrupt drop
in FF after 15 hours of light stressing at 85 ¶C.
Figure 5.28: Light JV curves for two CdTe cell with Ti back contact which are light stressed
at elevated temperature of 75 and 85 ¶C.
Using box chart graphs, the normalized parameters: ÷, Voc, FF, and Jsc, are shown for
seven devices from sample 7 (light-stressed at 75 ¶C) and nine devices from sample 8 (light
stressed at 85 ¶C) as in Figure 5.29, Figure 5.30, Figure 5.31, and Figure 5.32. The efficiency
degradation show a wave-like trend. During the 165 of light stressing at 75 ¶C, the efficiency
started by decreasing then increasing and then decreasing again. The opposite happened
during 85 ¶C. This behavior is caused by the wave-like trend in FF. In general, the efficiency
degradation is attributed to decrease in both Voc and FF. Jsc remained essentially constant
during the stressing.
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Figure 5.29: Normalized efficiency (÷) for CdTe cells with Ti back contact during light
stressing at 75 and 85 ¶C.
Figure 5.30: Normalized Voc for CdTe cells with Ti back contact during light stressing at 75
and 85 ¶C.
Figure 5.31: Normalized Fill factor for CdTe cells with Ti back contact during light stressing
at 75 and 85 ¶C.
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Figure 5.32: Normalized Jsc for CdTe cells with Ti back contact during light stressing at 75
and 85 ¶C.
5.7 2nd set: CV Results
Room temperature CV was measured for stressed devices initially and after different pe-
riods of time during the stressing. The CV curves of four devices with gold back contact,
chosen from different stressing group, and their corresponding depth apparent acceptor con-
centration Ncv plots are shown in Figure 5.33 and Figure 5.34. The initial Ncv for most of
the devices was around 1014cm≠3. The CV results in Figure 5.34 can be directly correlated
with the Voc trend during stressing. That is, the Voc and Ncv had the same trend of either
decreasing or remaining constant. Thus, the drop in Voc during light stressing at 85
¶C can
be interpreted by the significant drop in Ncv from 1 × 10
14 to 3.6 × 1013 cm≠3. CV and Ncv
plots for devices with Ti back contact are shown in Figure 5.35 and Figure 5.36. At 85 ¶C
cells’ Ncv degraded severely (one order of magnitude) under illumination compared to dark
stressing. On the other hand, the decrease in Ncv was higher during dark stressing compared
to light in the case of 75 ¶C. For Ti, the devices stressed at the same temperature are syn-
thesized together in the same batch. This explain the difference in the initial value of Ncv for
the different devices. One of observation is the spike in CV curves around forward bias 0.8 V
for light stressed devices. for 75 ¶C The peak was very steep and then returned to low value
while it is less steep in the case of 85 ¶C and did not drop afterward. These observations were
seen for both gold and Ti back-contact. The value of phase angle was checked at this peak
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and we found it changed from positive to negative at the peak. Capacitance approaches zero
at small phase angel, and therefore the y-axis 1/C2 spikes.
Figure 5.33: Room temperature CV curves for CdTe cells with gold back contact initially
and after stressing. The four plots represent the typical behaviors of the devices during
different stressing conditions.
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Figure 5.34: Depth dependent apparent acceptor concentration Ncv extracted from room
temperature CV measurements for CdTe cells with gold back contact initially and after
stressing. The four plots represent the typical behaviors of the devices during different
stressing conditions.
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Figure 5.35: Room temperature CV curves for CdTe cells with Ti back contact initially and
after stressing. The four plots represent the typical behaviors of the devices during different
stressing conditions.
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Figure 5.36: Depth dependent apparent acceptor concentration Ncv extracted from room
temperature CV measurements for CdTe cells with Ti back contact initially and after stress-
ing. The four plots represent the typical behaviors of the devices during different stressing
conditions.
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5.8 2nd set: JVT Results
Light JVT curves for unstressed devices with gold and Ti back contact is shown in
Figure 5.37. It is observed that the JV lines before or after the turning current do not
extend straight JVT to a far bias. This made determining the turning current complicated
and the calculated barrier height has uncertainty. The calculated barrier height for gold was
0.32±0.3 eV and Ti was 0.47±0.3 eV. However, the higher barrier for Ti is expected since
it has a lower work function compared to gold. After dark stressing the JVT curves did
not show a roll-over, thus, no turning current can be determined. The light stressed device
showed a curvy line before and after the turning current and this results in large uncertainty
in defining the turning current. Figure 5.38 shows these behaviors for the case of gold.
Figure 5.37: Dark JVT curves for unstressed CdTe cell with Au and Ti back contact.
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Figure 5.38: Dark JVT curves for dark and light stressed CdTe cell with Au back contact.
5.9 2nd set: AS Results
Figure 5.39 demonstrates CVT results for unstressed CdTe cell with gold back contact
in temperature range of 0 to -130 ¶C. In reverse bias, the curve almost flatten out for
all temperatures meaning that the device is fully depleted. At zero bias the device is fully
depleted for temperatures less than -40 ¶C. Therefore, it is expected to not have a measurable
defect signature at from AS at zero bias. Even at higher forward biases, the device is fully
depleted around -110 ¶C. AS results shown in Figure 5.40 agreed with the observations in
CVT where no measurable defects signature was seen in at 0 or 0.3 V forward bias. Similarly,
AS for stressed devices with gold or Ti back contact did not reveal defect signatures. The
devices become fully depleted when CdTe layer is then with low hole carrier density. Another
factor that limits seeing AS signature is high back barrier as it pushes defect level away from
intersecting with quasi-Fermi level.
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Figure 5.39: CVT graph of (A/C)2 for unstressed CdTe cell with gold back contact in the
temperature range of 0 to -130 ¶C.
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Figure 5.40: AS graph of capacitance vs. T for unstressed CdTe cell with gold back contact




In the previous chapter we presented stability results for standard and alloy CdTe cells
under dark stressing at 85 ¶C, followed by an expanded degradation study for only standard
devices with different back contacts (Au and Ti) under light and dark stressing at 75 and
85 ¶C. Here, we summarize the results and make comparisons for the sake of understanding
the degradation mechanism for different structures, contact metallization, and under different
accelerated life testing (ALT) conditions. Also, major observations will be analyzed and
explained. First, we discuss the result of standard device compared to alloy device. Then,
the degradation of different metallization standard devices under dark and light stressing is
discussed. The last section in this chapter provides a model for degradation where SCAPS
simulation was used to reproduce the results and understand the degradation mechanisms.
6.1 Standard vs. alloy devices
The JV curves of standard and alloy devices showed a significant crossover between dark
and light JV curves as seen in Figure 5.4. The difference between dark and light forward
current after the crossover was larger in the case of standard device compared to a smaller
difference in the alloy device. For example, at 1 V forward bias the ratio of the light and
dark current is 22 for the unstressed standard cell, and 1.3 for the alloy device. For the
stressed devices this changes to 12.5 for the standard device and 2.1 for the alloy, indicating
a greater difference. This suggests a photoconductivity for both standard and alloy devices
and it might be higher in the former. As discussed earlier crossover can be attributed to the
CdS window layer being more conductive under illumination due to traps states associated
with Cu occupied with photogenerated carriers. In the alloy device, the CdS layer is replaced
by an alloy containing CdS (CdS1≠yTey). The change in photoconductivity in the alloy layer
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has not been studied, but since the defect structure would be different for Cu impurities,
and CdTe does not show as strong an effect, it is reasonable that it may be less pronounced.
The dark JVT results can be analyzed assuming a two diode model. The intersection of
the lines corresponds to the barrier Schottky diode’s saturation current, Jo The Arrhenius
plot reveals a barrier height of 0.44 eV and 0.37 eV for the standard and alloy devices,
respectively. We note that the back contact processing was similar for these devices, and as
such the expected difference between the contact work function and CdTe valence band. CV
results for alloy device showed a higher carrier density (6×1014 cm≠3) compared to standard
device (7 × 1013 cm≠3) that will result in a change in Fermi level position in the CdTe. Also,
the measured defect signature for alloy device using AS was 0.42 eV. This might be a back
contact appearing in AS since it is close in value to the barrier calculated from JVT.
The dark JV curve can be used to provide an estimate of the value of the room temper-
ature barrier height. Assuming only thermionic emission, the higher the barrier, the lower
the saturation current, since the multiplying prefactor depends only on temperature and the
modified Richardson constant. The alloy device has a higher saturation current compared
to the standard device and this is consistent with the measure barrier heights.
An alternative explanation for the barrier might be the presence of a secondary contact
barrier at the front contact. As the window layers are different for the two devices, this might
be expected. The compensation of donors in the CdS can result in a light dependent barrier
at the front contact, as shown by the photoconductivity. In this case, the equivalent circuit
for the device is three series components: a front contact barrier diode, the main junction
and the back contact diode, as illustrated in Figure 6.1. The limiting current that results
in rollover would be the smaller saturation current (Joc) for the contacts. If only thermionic
emission is assumed the larger barrier will have the smaller saturation current and dominate.
However, other transport mechanism such as tunneling can influence the contact saturation
current. The measured JVT barrier height can be attributed to either back or front contact
based on the magnitude of Joc. The contact diode that has significantly lower saturation
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current will dominate the transport and appear in the JVT barrier calculation. We propose
that the measured barrier for the alloy is the front contact in the dark. Since the standard
device barrier height it consistent with expected values for the ZnTe:Cu back contact, it
would appear that the back contact barrier is dominant for this device.
The dark stress degradation of standard device with Au contact in the first set (prepared
by Li) is similar to the second set (prepared using the same processes by Samoilenko) that
has different metallization back contact. Both showed drop in FF and partial roll-over.
However, the degradation of the alloy device is different since it has a drop in both VOC and
FF. Also, the device has initially a roll-over in light JV but the forward current increases
with stressing time similar to what observed during light stress of standard device. Under
illumination with photocurrent resulting in the contact diodes being forward biased, neither
diode plays a significant role in transport, but the results help understand if changes occur
in the contacts. In Figure 5.4 we see that the stressed and unstressed devices have similar
crossover currents, which suggests that the dominating contact is not substantially altered by
stress. While the changes in the other contact cannot be determined from these observations,
it would appear that the changes in JV are not associated with the contact. Our model in
the simulation section, which proposes changes in the absorber layer, explains this behavior.
Figure 6.1: equivalent electric circuit of CdTe cell with the presence of front barrier.
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6.2 Dark stressing
A second set of experiments focused on identifying the mechanism of degradation noted
in the first set under dark accelerated thermal stress. Rather than changing the material
system, a more simple and common comparison of stress conditions is changing illumination
to see changes that thermally accelerated, but with different internal fields and no net current
flow. In addition, two contact metals, gold and titanium, are used to see the impact on the
back barrier, as previously reported by Li et al [54].
Figure 6.2 summarizes the relative changes in device efficiency, FF and Voc in the dark
stress conditions for the two metals, normalized to the initial measured values. The values
used in the plots are the mean values for a number of devices (6-9) on the same glass
substrate that are stressed together. The devices with gold back contact were more robust
than the titanium under dark stressing since they only lost about 6% of their initial efficiency
after 165 hours at 75 and 85 ¶C. During the first 31 hours the degradation under the two
temperatures was not the same but, eventually the two curves overlap. The devices under
85 ¶C showed higher efficiency in the first stage of stressing compared to 75 ¶C, contrary to
what would be expected in a thermally activated process. This however was an artifact that
we attribute to an initial change inthe sample stress at 85 ¶C, which was stored for one month
before stressing. There was an initial sharp decline (9%) of the cells efficiency During storage
that was recovered in the first hour of stressing. In the next few hours of degradation, the
cells efficiency started decreasing. For illustration, the data point for the efficiency after the
storing period was not presented in the figure since it is not part of dark stressing at 85 ¶C.
The cells with Ti back contact exhibited a significant difference in degradation between 75
and 85 ¶C.The efficiency decrease was 3% at 75 ¶C, which is better than gold (6%), compared
to 20% drop at 85 ¶C.
A possible reason is that the Ti-contacted devices stressed at 85 ¶C has more oxidation
at the titanium back contact. A contributing factor is that the Ti thickness (100nm) for the
85 ¶C devices are lower than the devices (150nm) stressed at 75 °C. The oxidation increases
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Figure 6.2: Changes in device normalized a) efficiency, b) FF, and c) Voc during 165 hours
of dark stressing with Au and Ti metallization.
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Rs and consequently reduces FF.
In all cases of gold and Ti, the Jsc remains essentially unchanged and the decrease in cells’
efficiency in dark stress was mainly due to the decrease in FF. There are several possible
causes of the change in FF. As noted with the elevated temperature Ti contacted samples,
the series resistance due to change in contact resistance shows this behavior. Increased bulk
recombination and shunting are also possible causes. Based on Warren et al.[55] on samples
prepared by our processes, we expect an increase in mid gap donors near the back contact.
This may be caused by thermally enhanced Cu diffusion from the back contact, creating
an increase in Cu-related donor defect in the CdTe layer, possibly Cu acceptors defects
in CdS layer or both. It should be noted that our stress conditions, and the operating
conditions for devices, are significantly lower than the processing parameters specified in
Chapter 5 for cell preparation. These defects may also increase recombination in these
layers, which lower the carrier lifetime, and hence reduce FF. Warren [55] has examined the
defect structure on similar devices using Transient photocapacitance (TPC) and transient
photocurrent (TPI) spectroscopy. A 0.9 eV donor defect was found and associated with
the presence of copper in the absorber layer where ToF-SIMS showed a proportional link
between the defect density and the amount of Cu at CdTe layer. Therefore, this might be
one of the suspected donor defect that is responsible of compensating acceptor density at
CdTe layer and cause a decrease in FF. Oxidation of back contact for encapsulated devices
under ALT has been reported [22, 56] which results in a back contact barrier which causes a
roll-over. This usually accompanies an increase in Rs and consequently a decrease in FF. In
our results, we did not see a complete roll-over, rather a partial roll-over was seen at forward
bias slightly higher than VOC . Figure 6.3 shows this phenomenon for an 85
¶C dark stressed
device where the JV curve shows an initial rollover after VOC and then bends upward toward
higher current that would be expected in a normal diode behavior. This phenomenon was
more pronounced in devices with Au back contact compared to Ti. Also, it appeared in initial
JV curve for the case of Au back contact while it took more than 65 hours of dark stressing
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to show up in Ti devices. The differences in time to onset may be related to the amount of
Cu available for diffusion. For the empirically optimized devices, the amount of Cu added
to the gold contacts is 33% percent less in Ti contacted devices. The amount present for
diffusion into the CdTe absorber layers is dependent on the diffusion into the contact metal
as well as grain boundary segregation and CuTex inclusions formed, as reported by Li [57].
Another observation worth noticing is the intersect of all light JV curves of different
stressing time at a bias slightly higher than VOC . The value is related to the cross over
and rollover described previously that is related to a contact barrier. From the first set of
standard samples we associate this with the back contact. Burgelman et.al. [58] ascribe
such an intersect to an “electron effect” which is the contribution of minority current at the
back contact Schottky barrier. In different samples from the same set, or under different
illumination conditions, light JV curves showed a common intersection. The common point
was based on behavior past VOC being related to injected minority (electron) current and
a common barrier height, both independent of details such as level of illumination and
individual cell parameters (assuming they had identical back contacts with variations related
to other factors such as cell thickness, processing, etc.) Based on his model, the electron
effect needs a large electron diffusion length or a small effective neutral CdTe thickness. The
latter is valid to our thin devices since they are nearly fully depleted at zero bias as seen in
the CV results. SCAPS was used to reproduce a similar JV curve in the simulation section
and to understand this odd behavior in JV curve of our samples. The second set of standard
samples again show photoconductivity and must have a front contact contribution, but we
expect the rollover will be related to the back contact.
The loss of efficiency for Ti contacted cells is largely related to the change in FF based
on contact oxidation. However, there is also a significant difference in the calculated carrier
density shown in Figure 5.36. Dark stressed samples show a decrease in hole density while
gold does not. This is not due to the contact oxidation, as this would be a constant series
capacitance that would be constant for different applied voltages, and this is not observed
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in the CV plot in Figure 5.35. Instead, the reduction in carrier concentration results in the
devices approaching complete depletion at zero bias. This loss of hole density does not result
in a significant change in VOC or JSC compared to the similarly stressed Au sample.
Figure 6.3: JV curves for CdTe device during dark stressing at 85 ¶C.
6.3 Light stressing
The normalized mean of performance parameters (÷, FF, and VOC) for light stressed
devices with gold and Ti back contact are presented in Figure 6.4 as a function of stress time.
For the two metals, the devices exhibited significant degradation at higher temperature. The
decrease in ÷ is attributed to both FF and VOC , but the titanium degraded slight more. The
slow decline in average VOC was monotonic, with no fluctuation for both metals.
The initial sharp decline VOC for gold at 75
¶C was again an artifact due to a storing
period before the stressing which decrease VOC and then did not recovered by light stressing.
The JSC remain nearly constant during stressing. In contrast, FF had a more complex
change, especially in the first stage of stressing. CV results showed higher drop in apparent
acceptor density (NA) in the case of high temperature ALT and this can be correlated to the
higher decrease in VOC . Other researchers [13, 14, 34] have seen a similar decrease in NA
74
Figure 6.4: Changes in device normalized a) efficiency, b) FF, and c) VOC during 165 hours
of light stressing with Au and Ti metallization.
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after ALT measured by CV. This implies a degradation in the main junction, which requires
both high temperature and forward bias [28]. The behavior of the JV curve at forward bias
is one of the significant difference between dark and light stressing. No partial roll-over was
seen in the later, and the devices reached higher forward current with stressing. Li et. al.
[54] saw this difference in JV results between dark and light stressing and suggested less
oxidation under illumination. We suggested a different explanation for this JV behavior
and it is elucidated in the simulation section based on migration of charged species. The
pronounced differences between dark and light stress is often attributed to differences in the
internal fields. The junction electric field, which is directed toward back contact, is reduced
in extent and strength under forward bias. Thus, positive ions like Cu+ can accumulate in
the absorber layer during light stressing.
6.4 Simulation of the dark and light degradation
The absence of a simple rollover due to a contact barrier requires a more complex simu-
lation to reproduce the measured results, particularly in JV. SCAPS program was used in to
simulate the degradation of CdTe cells during light and dark stressing and understand some
of observations like the partial roll-over in dark stressed devices. My model was based mainly
on the concept of positive ions (like Cu+) electromigration moving from the back contact to
the absorber layer. Ma et al. [41] studied the carrier density of CdTe when Cu concentration
increases. They found that Cu improves carrier density of poor p-type CdTe by forming
high density of CuCd (acceptor) defect states. Then, the carrier density saturates and reach
a maximum value. After that, Cu prefers to form interstitial sites (donor) which compensate
the p-type dopant. Since our devices are already optimized initially, we considered that Cu+
migration to CdTe during stressing will form donor states, as seen by Warren [55] leading
to a reduction in CdTe shallow acceptor density. Our simple models that explain differences
under the two elevated temperature stress conditions with and without light are based on
changes in the net hole density in CdTe due to copper. The model does not distinguish if
the changes are due to compensation by donor state or decrease in acceptor states associated
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with copper. While these are different and can alter the recombination profiles, we use defect
densities selected to have both donor and acceptor states that will produce hole densities in
our measured range, and lifetimes of ∼1 ns.
The structure of the simulated model device is illustrated in Figure 6.5 and the base-
line parameters are based on ”the CdTe-base case” by Markus Gloeckler [59] with some
modifications in layers’ carrier density and the back contact barrier as shown in Table 6.1.
Figure 6.5: Structure of the simulated CdTe cell.
Table 6.1: Our model’s modified parameters from the CdTe-base
Parameters CdTe-base Baseline: Our models
CdTe NA 2.0 × 10
14 cm≠3 4.5 × 1014 cm≠3
CdS NA 1.1 × 10
18 cm≠3 7.0 × 1017 cm≠3
Back contact barrier 0.4 eV 0.45 eV
The hole concentration is set by a fixed shallow hole density and compensating midgap
donors that also provide the recombination for Shockley Read Hall (SRH). In some models
neutral defects are used to provide the latter. These modifications are made to create a simple
model that is consistent with our measure hole density, and the known presence of donor
defects in our samples. The model is simple to minimize interaction between parameters
that are difficult to quantify, and to increase the likeliness of convergence in our calculations.
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Another significant modification was reducing the number of layers to improve convergence
at forward bias. SCAPS struggles under conditions of greater minority carrier injection with
multiple interfaces. Specifically, the highly doped ZnTe layer, which provides an electron
reflector and may result in a lower apparent barrier height due to tunneling, is excluded.
Transport across this layer is poorly understood and inclusion is difficult. The models also
leave fixed the number of defects added to provide recombination, as well as the resulting
diffusion lengths.
The simulated electric field present in the device during light and dark stressing is shown
in Figure 6.6. The electric field during dark stressing was extracted from SCAPS at equi-
librium (V=0) with no light. The curve shows two opposite electric fields, one from the
main junction and the second one is near the back contact. The junction field has a higher
magnitude and extends 2-3µm into the absorber layer. The field enhances hole collection
at the back contact due to drift, but also will impede the movement of positively charged
defects. the back contact electric field is a result of the back barrier diode and would enhance
positive ion diffusion into the device. On the other hand, the similulate electric field during
light stressing (gold color) was taken at V=VOC under illumination. In this case, the forward
bias suppresses the junction field and the back-contact field remains with higher magnitude
near back contact. A significant portion of the device is field free and may allow the free
diffusion from the back contact.
During dark stressing, and based on the electric field diagram Figure 6.6, Cu+ ions at
the back contact is drift by the back field or diffuse toward the junction. However, the
junction field repels them from migrating further in the absorber layer. Therefore, we split
the CdTe layer into two layers. The first layer (d1) is 1 µm thick from the back contact
side and its NA reduces with stressing time by increasing density of compensating donor
state. The second layer (d2) is µm thick and it is considered to be not affected by Cu defects
because of the strong field in this layer. Thus, only NA of d1 is reduced from the baseline
value 4.5 × 1014 to 4.5 × 1013 cm≠3 in order to imitate dark stressing degradation. Note that
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Figure 6.6: Electric field in the absorber layer during dark and light stressing. Arrows
demonstrate direction and magnitude of the electric fields.
the high concentration of Cu in ZnTe would be minimally impacted by this amount of Cu,
even into a volume 10 times greater. This would also be below detection limits for SIMS, so
cannot be directly verified. Figure 6.7 shows the JV result of the simulation and it is very
similar to the experimental outcomes. Another similarity is that the efficiency degradation
(7%) was mainly attributed to the decrease in FF (5%) while Voc was slightly decreased
(2%). The simulation CV results in Figure 6.8 showed a small decrease in apparent acceptor
density similarly as seen in experimental results. The partial roll-over is also showed up in
the simulation results.
For the case of light stressing, the Cu+ is driven forward by the back contact field and dif-
fusion with no opposing field from the junction as illustrated in the field diagram Figure 6.6.
Therefore, we propose that Cu diffuses into the entire absorber layer causing its NA to reduce
with stressing time. Figure 6.9 showed simulated JV curves when NA was varied from the
baseline value 4.5 × 1014 to 1.5 × 1014 cm≠3 and it is similar to light stressing experimental
results. Here, the reduction in NA is less compared to the case of dark stressing since the
Cu+ distributes over larger volume. The efficiency degradation ( 7%) was mainly attributed
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Figure 6.7: Simulated JV curves for dark stressed devices. NA in layer d1 decreases from
4.5 × 1014 to 4.5 × 1013 cm≠3.
Figure 6.8: Simulated CV results showing apparent acceptor during dark stressing. NA in
layer d1 decreases from 4.5 × 1014 to 4.5 × 1013 cm≠3.
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to the decrease in VOC ( 6%) while FF was slightly decreased ( 2%). The apparent acceptor
density dropped significantly with simulated stressing as seen in Figure 6.10 which is also
similar to the experimental findings. The dark stressed alloy device show similar behavior
in light JV curve at forward bias. Since the alloy device has a high hole density (6 × 1014
cm≠3) compare to standard device (7 × 10
13 cm≠3), its depletion width is three time smaller
than the standard. Thus, the Cu+ can diffuse deeper in the absorber layer and show similar
behavior to the light stressed standard devices.
Figure 6.9: Simulated JV curves for light stressed devices. NA in layer d1 decreases from
4.5 × 1014 to 4.5 × 1013 cm≠3.
Interestingly, our model, which is based on Cu electromigration concept, works success-
fully to reproduce the experimental results for both dark and light stressing, and is consistent
with the differences we observe in the alloy device which has a high carrier concentration
than the standard device. The simulation results need to be interpreted to understand the
degradation mechanism. The partial roll-over and FF drop after dark stressing, and the VOC
drop after light stressing can be understood by looking at the current plots as a function of
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Figure 6.10: Simulated CV results showing apparent acceptor during light stressing. NA in
layer d1 decreases from 4.5 × 1014 to 4.5 × 1013 cm≠3.
bias provided by the SCAPS model, as in Figure 6.11.This figure shows the photo-generation
current, which is independent of bias, electron (minority) recombination current at the back
contact, and SRH recombination in the absorber layer. The last two currents add up to
the total recombination current, as the model has low hole (minority) recombination at the
front contact due to the CdS defects. The total current is produced by adding the (positive)
generation current to the (negative) total recombination current. In the power quadrant, the
current is negative, as photogeneration exceeds recombination. Figure 6.11 shows the three
main simulated cases - baseline, dark stressed , and light stressed – modeled as explaining
the changes due to degradation. Figure 6.11 (b) shows that, for low NA in layer d1, the
forward current is limited by SRH recombination at lower voltages and this leads to the
partial roll-over. Note that in this simple model the diffusion length and carrier lifetime
are fixed, so changes in rate are created by excess carrier concentration. At higher forward
biases, the electron recombination current at the back increases, leading to an increase in JV
curve. Due to the large injected electron current, electron recombination at the back contact
contributes to a rapidly increasing forward device total current. This clearly explains the
distortion in the JV curve seen for dark stressed devices.
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Figure 6.11: Simulated Generation and recombination currents for a)baseline, b)dark
stressed, and c) light stressed models provided by SCAPS.
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From the model we can also examine the loss in other parameters. The drop in FF is
attributed to increased SRH as it further illustrated in Figure 6.12, which shows the gener-
ation and recombination of carriers initially and after changes in the model that simulated
dark stressing at bias 0.8 V. At this bias, the current decreased with stressing time causing
FF to decline. The increased recombination losses through the entire bulk of the sample
reflect the change in excess carrier density as as a result of reduced hole density near the
back contact.
Figure 6.12: Simulated Generation and recombination vs. thickness after simulated dark
stressing.
For the light stressed device, as in Figure 6.11 (c), the electron recombination current at
back contact increases steeply before VOC in the baseline case, leading to a drop in VOC .
The proposed models are consistent with the observed results. First, the measure barrier
height from JVT was small for the second set of standard devices, as the onset of the high
electron injection current made it difficult to determine the turning points. The barrier
also explains the absence of the AS signatures, even at forward bias when we expected the
H1 and H2 defect levels to approach the quasi-Fermi levels. We able to reproduce some of
the features in both the JV and CV measurements at room temperature. Even with the
small number of parameters we find extreme sensitivity to the values. For instance, the
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back barrier necessary to produce the dark stress odd kink is restricted to 0.45eV and it is
consistent with measured barrier height in standard device (set 1). Also the hole densities
used in the model (entered as shallow carriers to improve convergence) are larger than CV
measurements, both simulated and measured, indicate a compensation of the shallow defects
by the mid-gap donor states. Since the model explains most of the observations based on
electron recombination at the back contact, exclusion of the ZnTe layer from the model
might be considered as a disadvantage. However, The electron reflector properties at the
ZnTe -CdTe interface have not been experimentally verified for the polycrystalline highly
doped materials used in photovoltaic devices. The surface or defect mediated recombination
at this interface may allow electron current and result in the larger current at forward bias.
Pan et al [60] discussed the effect of back-contact barrier and electron lifetime on JV curve.
Figure 6.13, presents the four types of JV behaviors produced by varying back barrier and
electron lifetime.
Figure 6.13: Four types of JV behaviors produced by varying back barrier and electron
lifetime [60].
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By making comparison between our results and their figure, the light stress results falls
into region (d) where both back barrier and electron lifetime are high. In this region, the
VOC reduced because of the enhanced electron current at back-contact. Based on the figure
electron life time increases with light stressing. Our dark stress results is located somewhere
between regions (c) and (d). That means, during dark stressing electron lifetime decreases
and JV curve move toward roll-over region. In SCAPS simulation, electron lifetime cannot
be changed explicitly and it was 0.5 ns for all cases. Instead, the acceptor density in the
absorber layer was change based on electromigration concept. However, reducing NA in layer
d1 during dark stressing causes higher SRH electron recombination in the junction as seen
in Figure 6.12 which effectively lowers electron lifetime. During light stressing, NA of the
entire absorber layer decreases resulting in less SRH electron recombination because of the




The stability of CdTe cells with different front (standard and alloy) and back (Ai and Ti)
contacts were examined under thermal stress in the dark and light. Standard devices with
different back contact had a moderate and similar degradation under dark stressing where
the degradation is mainly attributed to the decrease in FF. Also, a partial roll-over was
observed in high forward bias for dark stressed standard devices and it was more pronounce
in the case of gold back contact. Alloy device degraded differently under dark stressing where
both VOC and FF decreased with stressing without showing partial roll-over. The standard
devices degraded significantly under illumination at 85 ¶C, and this was associated with the
drop in VOC which is a result of high reduction in net acceptor density measured by CV.
Also, the light stressed device showed increasing forward current with stressing.
Performing admittance spectroscopy (AS) at forward bias for the standard device revealed
successful a defect signature at 0.32 eV which was not observed at zero bias because the device
is fully depleted. AS for alloy device yielded two defects at 0.12 and 0.42 eV. The latter is
expected to back contact effect since it is similar to JVT calculated barrier height (0.37 eV).
The standard device in the first set showed a barrier height of 0.44 eV. However, the JVT
results for standard devices in the second set showed uncertainty in barrier height calculation
because the JV curve before and after the truing current were not extended straight lines.
Also, the AS for these devices did not show defect signature even at forward bias, and this
might be due to back contact effect.
A model, based solely on Cu+ electromigration from back contact to the absorber layer,
was used to explain the degradation mechanism during dark and light stressing. Increasing
density of Cu+ in CdTe layer is considered to form donor states, which compensate the
CdTe acceptor density. In our SCAPS simulation, acceptor density is the only parameter
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that is reduced for the affected layer. Donor properties were kept constant throughout the
simulation. Due to high junction field during dark stressing, Cu diffusion was considered
to be limited to the first 1 µm of CdTe near the back contact. In contrast, the forward
bias during light stressing is considered to primarily reduce the junction field leading to
further Cu diffusion to the entire CdTe. This cause a substantial reduction in the acceptor
density for CdTe layer. This model is physically valid and it reproduce most of the important
results for both dark and light stressing. The partial roll-over was seen in the simulation
and was attributed to the forward back-contact electron current that increases significantly
after Voc. The drop in FF during light stressing was also observed and it was due to bulk
SRH recombination. The simulated light stressed devices showed a drop in Voc as seen
experimentally. This decrease in Voc was mainly caused by the high electron current at back
contact which increased sharply before Voc for the baseline case.
Despite the high agreement between experimental and simulated results, the ZnTe layer,
which work as electron reflector, was not included in this model due to conversions limitation
in forward bias. The fact we got a pronounced electron current at back contact somehow
contradict with the presence of ZnTe layer in our real devices. Therefore, more work needs
to be done to incorporate ZnTe layer in the simulation and further understand its role during
degradation. Parameters other than CdTe acceptor density may be tested to check if they can
reproduce our experiment results. Midgap defect density in CdTe and CdS layers, minority
carrier capture cross-section and back barrier height are examples for these parameters. For
future experimental work, I suggested stressing devices for longer period (>500h) to see if
the devices will show a roll-over. Also, I would test the oxidation of back contact metals by
stressing samples under vacuum and compare them to the ones stressed in air.
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